Evolvable Hardware can be used to design circuits automatically. The main difficulty of applying real-world applications is its scalability. This paper focuses on improving the scalability of combinational logic circuit evolutionary design. We proposed a complex circuit design method combined Generalized Disjunction Decomposition (GDD) with Short Link Priority mutation evolutionary strategy. The proposed method can evolve complex circuit and use fewer logic gate compared with GDD. The experimental results validated the performance of our method.
GDD in Circuit Design. GDD proposed in [8] is a novel method to evolutionary design complex circuits, which has successfully design several combinational circuits that never previously evolved [12] . GDD combines a pretreatment of new input-output conversion with BIE (Bi-direction Incremental Evolution) design method. It is based on the statement that:
(1) The number of generations required to successfully evolve logic circuit is mainly dependant on the number of inputs instead of number of outputs [8] .
(2) The decomposition of a complex system into small ones in BIE is done by using output decomposition and Shannon decomposition [12] .
The input-output conversion is aimed to reduce input number and increase output number. The conversion detail is described in [8] . The design flow of GDD and BIE is shown in figure 1 . The principle of BIE design method is to divide a complex circuit into simple sub-circuits using output decomposition and Shannon decomposition. Then evolve each of these sub-circuits and merge incrementally these sub-circuits, reassembling a new evolved complex circuit. During the reassembling procedure, each sub-circuit is optimized to reduce the gate it uses. Output decomposition applies to the situation where a part of the outputs can be fully evolved. If Output decomposition does not work well, Shannon decomposition is applied. Shannon decomposition reduces one input number and divides the evolved circuit into two sub-circuits. When emerging these two sub-circuits, a multiplexer is needed and the reduced one bit became the selection signal of the multiplexer. [8] GDD method divides a complex circuit into many sub-circuits, evolves them and then merges them into the required circuit. Every sub-circuit's logic is very simple, which needs not many gates to realize it. But there are a lot of the sub-circuits, so the total gate number is very large. Furthermore, it required many multiplexers during the merging procedure. The cost of gate number for multiplexers is also very large. For the input-output conversion before BIE, it converses an n-input m-output circuit into a (n-i)-input ( i m 2  )-output circuit. The number of logic gate for the conversion generic multiplexer [8] is calculated as
For the Shannon decomposition, it needs a multiplexer to merge the two divided sub-circuits. The logic gate number of merging two (n-1)-input m-output sub-circuits into one n-input m-output circuit is calculated as
(2) GDD combined with SLP-Mutation ES. Though GDD method can design complex circuit and improve the scalability problem of circuit evolutionary design, it also exist some deficiencies. In order to facilitate the description, "stalling effect" mentioned in [8] is explained here. It means that the fitness has not improved for a lot of continuous generation. The deficiencies are as follows.
(1) Using of decomposition only depends on the emergence of "stalling effect" [8] defined the emergence of "stalling effect" as fitness not having improved for 2000 generations in the experiments). The result is that the size of divided sub-circuit becomes too small, the number of sub-circuit becomes too much, and the number of logic gate for realizing these sub-circuits becomes too large, though we have optimized the cost of gate number during the reassembling procedure.
(2) Because there are too many sub-circuits, the number of corresponding multiplexer is also very large, which also increases the cost of logic gate.
(3) The small size of sub-circuit is not conducive to the creativity of the evolution design. Therefore a design method to improve the GDD method is proposed in this paper. We set a threshold too control the size of sub-circuit being decomposition and introduce the SLP-Mutation ES into the evolving of the sub-circuits. When the decomposition circuit size reaches the threshold, the evolution of sub-circuit does not stop with the emergence of the "stalling effect", but is allowed to evolve continuously in a maximum generation. If the circuit is not fully evolved in maximum generation, we make the sub-circuit output decomposition. Because SLP-Mutation ES can accelerate the fully evolution of relatively complex circuit, it is conducive to evolve the required sub-circuit successfully. Limitation the size of sub-circuit being decomposition can reduce the number of sub-circuit and multiplexer, so the cost of logic gate will correspondingly reduce. In addition, limitation the size of sub-circuit benefits the creativity of the evolution design.
Experimental results and analyses
In this section some multipliers and combinational circuits from MCNC benchmark [16] , which is often used as the test bench for circuit evolutionary design, are evolved by using the proposed design method. Each circuit is evolved by three methods. They all simulate the GDD method mention in [8] .The difference between these method and GDD includes the chromosome presentation, the fitness values calculation method and some parameters of ES. Chromosome presentation method is the same as the method in [3] . The parameters of (1+λ)ES are set as: λ=4, population size is 50, Number of runs per each experiment is 10 and mutation rate is 0.06. Fitness calculation encourages the fully evolved output and then makes output decomposition. If there is less output fully evolved, we make Shannon decomposition. Three methods are described as follows.
(1) nl_STD_GDD: Doing decomposition only depends on the emergence of "stalling effect".
(2) l_STD_GDD: This method sets a threshold to limit the size of evolved sub-circuit and uses standard evolution strategy.
(3) l_SLP_GDD: This method sets a threshold to limit the size of evolved sub-circuit, but it uses SLP-Mutation ES.
The experimental results are shown in table 1, where NSc is the number of sub-circuits, NMp is the number of multiplexer, and TG is total number of generation. During the dividing procedure, Maximum number of generation to evolve the sub-circuits is set 1,000,000, the size of cell array is 12*6, the threshold to limit the size of evolved sub-circuit is 5-input 3-output, and the sub-circuits no more complex than the threshold are evolved in 50,000 generation. After the sub-circuit is successfully evolved, the optimization mentioned in [12] is adopted to reduce the cost of logic gate, and the data in the bracket of "gate using" column in table 1 is the number of gate using after the optimization.
In table 1, l_SLP_GDD and l_STD_GDD method both use more generation to evolve the circuit than nl_STD_GDD method, but they cost much fewer gates because they limit the size of sub-circuit and need fewer sub-circuits and multiplexers. Compared with the l_STD_GDD, l_SLP_GDD evolves the circuits using less generation, and the numbers of using gate of these two methods are very close. So the proposed method in this paper, l_SLP_GDD, is conducive to evolve the circuit using less gate efficiently. In addition, the sub-circuit generated by l_SLP_GDD is relatively complex, it will conducive to the creativity of evolutionary design. Figure 2 is the comparison of evolving 3-3 multiplier procedure between nl-STD-GDD and l_SLP_GDD. Evolution procedure of 3-3 multiplier using nl_STD_GDD Evolution procedure of 3-3 multiplier using l_SLP_GDD Fig.2 Comparison of evolving 3-3 multiplier procedure between nl_STD_GDD and l_SLP_GDD
Summary
In this paper, After analyzing the GDD method and its deficiencies, we proposed a complex circuit design method based on GDD to improve the scalability of circuit evolution design. Setting a threshold and introducing the SLP-Mutation ES in the GDD make the reduction of using logic gate, though it cost more generation. The proposed method is also conducive to the creativity of evolutionary design.
